INTEGRATED CIRCUITS

Preliminary specification

1999 Feb 23

IC25 Data Handbook

GENERAL DESCRIPTION

The XA-SCC device is a member of Philips' XA (eXtended Architecture) family of high performance 16-bit single-chip microcontrollers.

The XA-SCC includes a complete onboard DRAM controller capable of supporting up to 32MegaBytes of DRAM.

The XA-SCC device combines many powerful communications oriented peripherals on one chip. 4 Full Function SCC's, 8 DMA channels (2 per SCC), hardware autobaud up to 921.6Kbps, IDL TDM interface, two timers/counters, 1 watchdog timer, and multiple general purpose I/O ports. It is suited for many high performance embedded communications functions, including ISDN terminal adaptors and Asynchronous Muxes.

SPECIFIC FEATURES OF THE XA-SCC

- 3.3V to 5.5V operation to 30MHz over the industrial temperature range, available in 100 pin LQFP package.
- 4 onboard SCC's for 2B+D plus Asynch port, or any combination of 4 sync/async ports. Industry standard IDL and SCP interfaces for glueless connection to U-Chip or S/T chip. Sync data rates to 4Mbps. Asynch data rates to 921.6Kbps with/without autobaud.
- Complete onboard DRAM controller supports 5 banks of up to 8MBytes each. Interfaces without glue chips to most industry standard DRAMs.
- Memory controller also generates 6 chip selects to support SRAM, ROM, Flash, EPROM, peripheral chips, etc. without external glue.
- Supports off-chip addressing up to 32 MB (2 x 2**24 address spaces) in Harvard architecture, or 16MB in unified memory configuration.
- A clock output reference "ClkOut" is added to simplify external bus interfacing.
- High performance 8-channel DMA Controller offloads the CPU for moving data to/from SCC's and memory.
- Two standard counter/timers with enhanced features (same as XA-G3 T0, T1). Both timers have a toggle output capability.
- Watchdog timer.
- Seven standard software interrupts, plus four High Priority Software Interrupts, plus 7 levels of Hardware Event Interrupts.
- Active low reset output pin indicates all internal reset occurrences (watchdog reset and the RESET instruction). A reset source register allows program determination of the cause of the most recent reset.
- 32 General Purpose I/O pins, each with 4 programmable output configurations.
- Power saving operating modes: Idle and Power-Down. Wake-Up from power-down via an external interrupt is supported.

ORDERING INFORMATION

NOTE:

1. K=30MHz, F = $(-40 \text{ to } +85 \degree C)$, BE = LQFP

PIN CONFIGURATION

LOGIC SYMBOL

BLOCK DIAGRAM

Figure 1. XA-SCC Block Diagram

PIN DESCRIPTIONS

NOTES:

1. See XA-SCC User Guide "Pins Chapter" for how to program selection of pin functions.

2. RTClk input is usually used for Rx Clock if an external clock is needed, but can be used for either Rx or Tx or both. TRClk is usually used for Tx Clock, but can be used for Rx or Tx or both.

CONTROL REGISTER OVERVIEW

There are two types of control registers in the XA-SCC, these are SFRs (Special Function Registers), and MMRs (Memory Mapped Registers.) The SFR registers, with the exception of MRBL, MRBH, MICFG, BCR, BRTH, BRTL, and RSTSRC are the standard XA core registers. See **WARNINGs about BCR, BRTH, and BRTL in the Table below.**

SFRs are accessed by "direct addressing" only (see IC25 XA User Manual for direct addressing.) The MMRs are specific to the XA-SCC on board peripherals, and can be accessed by any addressing mode that can be used for off chip data accesses. The MMRs are implemented in a relocatable block. See the MIF chapter in the XA-SCC User Manual for details on how to relocate the MMRs by writing a new base address into the MRBL and MRBH (MMR Base Low and High) registers.

Table 1. Special Function Registers (SFR)1, 2, 3

NOTES:

SFRs marked with an asterisk (*) are bit addressable.

SFRs marked with a pound sign (#) are additional SFR registers specific to the XA-SCC.

1. The XA-SCC implements an 8-bit SFR bus, as stated in Chapter 8 of the IC25 Data Handbook XA User Guide. All SFR accesses must be 8-bit operations. Attempts to write 16 bits to an SFR will actually write only the lower 8 bits. Sixteen bit SFR reads will return undefined data in the upper byte.

2. Unimplemented bits in SFRs are X (unknown) at all times. Ones should not be written to these bits since they may be used for other purposes in future XA derivatives. The reset value shown for these bits is 0.

- 3. The XA guards writes to certain bits (typically interrupt flags) that may be written by a peripheral function. This prevents loss of an interrupt or other status if a bit was written directly by a peripheral action between the read and write of an instruction that performs a read-modify-write operation. XA-SCC SFR bits that are guarded in this manner are: TF1, TF0, IE1, and IE0 (in TCON), and WDTOF (in WDCON).
- 4. Port configurations default to quasi-bidirectional when the XA begins execution after reset. Thus all PnCFGA registers will contain FFh and PnCFGB register will contain 00h. See warning in XA-SCC User Manual about P3.2_Timer0_ResetOut pin during first 258 clocks after power up. Basically, during this period, this pin may output a strongly driven low pulse. If the pulse does occur, it will terminate in a transition to high at a time no later than the 259th system clock after valid VCC power up.

5. SFR is loaded from the reset vector.

6. F1, F0, and P reset to 0. All other bits are loaded from the reset vector.

- 7. The RSTSRC register reflects the cause of the last XA reset. One bit will be set to 1, the others will be 0. RSTSRC[7] enables the ResetOut function; 1 = Enabled, 0 = Disabled. See XA-SCC User Manual for details; RSTSRC[7] differs in function from most other XA derivatives.
- 8. The WDCON reset value is E6 for a Watchdog reset, E4 for all other reset causes.

Table 2. Memory Mapped Registers

FUNCTIONAL DESCRIPTION

The XA-SCC functions are described in the following sections. Because all blocks are thoroughly documented in either the IC25 XA Data Handbook, or the XA-SCC User Manual, only brief descriptions are given in this datasheet, in conjunction with references to the appropriate document.

XA CPU

The CPU is a 30MHz implementation of the standard XA CPU core. See the XA Data Handbook (IC25) for details. The CPU core is identical to the G3 core. See caveat in next paragraph about the Bus Interface Unit.

Bus Interface Unit (BIU)

This is the internal Bus, not the bus at the pins. This internal bus connects the CPU to the MIF (Memory and DRAM Controller.)

WARNING: Immediately after reset, always write BTRH = 51h, followed by $BTRL = 40h$, in that order. Once written, do not change the values in these registers. Follow these two writes with five NOPS. Never write to the BCR register, it comes out of reset initialized to 07h, which is the only value that will work.

Timers 0 and 1

Timers 0 and 1 are the standard XA-G3 timer 0 and 1. Each has an associated I/O pin and interrupt. See the XA-G3 data sheet in the IC25 XA Data Handbook for details. Many XA derivatives include a standard XA Timer 2, and standard UARTs. These blocks have been removed in order to provide other functions on the XA-SCC. There is no Timer 2, and the UARTs have been replaced with full function SCCs.

Watchdog Timer

This timer is a standard XA-G3 Watchdog Timer. See the G3 datasheet in IC25. Also, if you intend to use the Watchdog Timer to assert the ResetOut pin, see ResetOut in the XA-SCC User Manual. The Watchdog Timer is enabled at reset, and must be periodically fed to prevent timeout. If the watchdog times out, it will generate an internal reset; and if ResetOut is enabled the internal reset will generate a ResetOut pulse (active low pulse on ResetOut pin.)

Reset

On the XA-SCC there are two pins associated with reset. The ResetIn pin provides an external reset into the XA-SCC. The port pin P3.2_Timer0_ResetOut output can be configured as ResetOut.

Because ResetOut does not reflect ResetIn, the ResetOut pin can be tied directly back into the ResetIn pin without other PC board logic. This configuration will make all resets (internal or external) appear to the XA as external resets. See the XA-SCC User Manual for a full discussion of the reset functions.

ResetIn

The ResetIn function is the standard XA-G3 ResetIn function. The ResetIn signal does NOT get passed on to ResetOut. See the XA-SCC User Manual for details on reset.

ResetOut

The P3.2 Timer0 ResetOut pin provides an external indication (if the ResetOut function is enabled in the RSRSRC register) via an active low output when an internal reset occurs (internal reset is Reset instruction or Watchdog time out.) If the ResetOut function is enabled, the ResetOut pin will be driven low when a Watchdog reset occurs or the Reset instruction is executed. This signal may be used to inform other devices in the system that the XA-SCC has been internally reset. The ResetIn signal does NOT get passed on to ResetOut. When activated, the duration of the ResetOut pulse is 256 system clocks.

WARNING: At power on time, from the time that power coming up is valid, the P3.2_Timer0_ResetOut pin may be driven low for any period from zero nanoseconds up to 258 system clocks. This is true independently of whether ResetIn is active or not.

Reset Source Register

The reset source identification register (RSTSRC) indicates the cause of the most recent XA reset. The cause may have been an externally applied reset signal, execution of the RESET instruction, or a Watchdog reset. Figure 2 shows the fields in the RSTSRC register. If the ResetOut function is tied back into the ResetIn pin, then all resets will be external resets, and will thus appear as external resets in the reset source register. RSTSRC[7] enables the ResetOut function; 1 = Enabled, 0 = Disabled. See XA-SCC User Manual for details; RSTSRC[7] differs in function from most other XA derivatives.

Figure 2. XA CPU Core BIU (Bus Interface Unit)

SU01124

Figure 3. RSTSRC Reset Source Register

DRAM Controller and Memory/IO Bus Interface (MIF)

In the memory or system bus interface terminology, generic bus cycles are synonymous with SRAM bus cycles, because these cycles are designed to service SRAMs, Flash, EEPROM, peripheral chips, etc. Chip select output pins function as either CS or RAS depending on whether the memory bank has been programmed as generic or DRAM.

The XA-SCC has a highly programmable memory bus interface with a complete onboard DRAM controller. Most DRAMs (up to 8MBytes per RAS pin), SRAMs, Flash, ROMs, and peripheral chips can be connected to this interface with zero glue chips. The bus interface provides 6 mappable chip select outputs, five of which can be programmed to function as RAS strobes to DRAM. CAS generation, proper address multiplexing for a wide range of DRAM sizes, and refresh are all generated onboard. The bus timing for each individual memory bank or peripheral can be programmed to accommodate slow or fast devices.

Each memory bank and it's associated RAS (chip select pin in DRAM mode) output, can be programmed to access up to an 8MByte mappable address space in either EDO or FPM DRAM modes (up to a total of 16MB of DRAM, or 32MB if 16MB of data space and 16MB code space is elected. **WARNING:** Future XA-SCC derivatives may not support separate code and data spaces.)

Each memory bank and associated chip select programmed for "generic" (SRAM, Flash, ROM, peripheral chips, etc) is capable of supporting a 1Mbyte address space (six chip selects can thus support 6MB of SRAM and other generic devices.)

The Memory Interface can be programmed to support both Intel style and 68000 bus style SRAMs and peripherals.

For this discussion, see Figure 4.

Figure 4. Memory Bus Interface Signal Pins

Chip Selects and RAS pins

There are six chip select pins (CS5-CS0) mapped to six sets of bank control registers. The following attributes are individually programmable for each bank and associated chip select (or RAS if DRAM): bank on/off, address range, external device access time,

detailed bus strobe sequence, DRAM cycle or generic bus cycle, DRAM size if DRAM, and bus width. Pin CS0 is always generic in order to service the boot device, thus CS0 cannot be connected to DRAM.

WARNING: On the external bus, **ALL** XA-SCC reads are 16 bit Reads. If the CPU instruction only specifies 8 bits, then the CPU uses the appropriate byte, and discards the extra byte. Thus "8 Bit Reads" appear to be identical on the bus. **On an 8 bit bus, this will appear as two consecutive 8 bit reads** even though the CPU instruction specified a byte read

Some 8 bit I/O devices (especially FIFOs) cannot operate correctly with 2 bytes being Read for a 1 Byte Read. The most common (and least expensive) solution is to operate these 8 bit devices on a 16 bit bus, and access them in software on all odd byte (or all even byte) boundaries. An added benefit of this technique is that byte reads are faster than on an 8 bit bus, because only 1 word is fetched (a single read) instead of 2 consecutive bytes.

Clock Output

The CLKOUT pin allows easier external bus interfacing in some situations. This output reflects the XTALIn clock input to the XA (referred to internally as CClk or System Clock), but is delayed to match the external bus outputs and strobes. The default is for

CLKOUT to be output enabled at reset, but it may be turned off (tri-state disabled) by software via the MICFG MMR. **WARNING:** The capacitive loading on this output must not exceed 40pf.

Table 3. Memory Interface Control Registers

Eight Channel DMA Controller

The XA-SCC has eight DMA channels; one Rx DMA channel dedicated to each SCC Receive (Rx) channel, and one Tx DMA channel dedicated to each SCC Transmit (Tx) channel. All DMA channels are optimized to support memory efficient circular data buffers in external memory. All DMA channels can also support traditional linear data buffers.

Transmit DMA Channel Modes

The four Tx channels have four DMA modes specifically designed for various applications of the attached SCCs. These modes are summarized in the following table. Full details for all DMA functions can be found in the DMA chapter of the XA-SCC User Manual.

Table 4. Tx DMA Modes Summary

Receive DMA Channel Modes

The Rx DMA channels have four DMA modes specifically designed for various applications of the attached SCCs. These modes are

summarized in the following table. For full details on implementation and use, see the XA-SCC User Manual.

Figure 6. Rx and Tx DMA Registers

DMA Registers

In addition to the 16-bit Global DMA Interrupt Register (which is shared by all eight DMA channels), each DMA channel has seven control registers and a four-byte Data FIFO. The four Rx DMA channels have one additional register, the Rx Character Time Out Register. All DMA registers can be read and written in Memory Mapped Register (MMR) space. These registers are summarized below.

- Global DMA Interrupt Register (not shown in figure): All DMA interrupt flags are in this register .
- DMA Control Register: Contains the master mode select and interrupt enable bits for the channel.
- Segment Register: Holds A23–A16 (the current segment) of the 24-bit data buffer address.
- Buffer Base Register: Holds a pointer (A15–A8) to the lowest byte in the memory buffer.
- Buffer Bound Register: Points to the first out-of-bounds address above a circular buffer.
- Address Pointer Register: Points to a single byte or word in the data buffer in memory. The 24-bit DMA address is formed by concatenating the contents of the Segment Register [A23–A16] with the contents of the Address Pointer Register [A15–A0].
- Byte Count Register: Holds the initial number of bytes to be transferred. In Tx Chaining mode, this register is not used because the byte count is brought into the byte counter from buffer headers in memory.
- FIFO Control & Status Register: Holds the queuing order and full/empty status for the Data FIFO Registers.
- Data FIFO Registers: A four-byte data FIFO buffer internal to the DMA channel.
- Rx Char Time Out Register (RxCTOR, Rx DMA channels only): Holds the initial value for an 8-bit character timeout countdown timer which can generate an interrupt.

Quad Serial Communications Controllers with Autobaud

- Asynchronous features:
	- **–** Asynchronous transfers up to 921.6Kbps
	- **–** Can monitor input stream for up to four match characters per receiver
	- **–** 5, 6, 7, or 8 data bits per character.
	- **–** 1, 1.5, or 2 Stop bits per character.
	- **–** Even or Odd parity generate and check.
	- **–** Parity, Rx Overrun, and Framing Error detection.
	- **–** Break detection.
	- **–** Supports hardware Autobaud detection and response up to 921.6Kbps.
- SDLC/HDLC features:
	- **–** Automatic Flag and Abort Character generation and recognition.
- **–** Automatic CRC generation and checking (can be disabled for "pass-thru.")
- **–** Automatic zero-bit insertion and stripping.
- **–** Automatic partial byte residue code generation.
- **–** 14-bit Packet byte count stored in memory with received packet by DMA.
- Synchronous character oriented protocol features:
	- **–** Automatic CRC generation and checking.
	- **–** One (Monosync) or two (Bisync) sync characters option.
	- **–** External Sync option.
- Transparent mode for bit-streaming applications.
- Data encoding/decoding options:
	- **–** FM0 (Biphase Space)
	- **–** FM1 (Biphase Mark)
	- **–** NRZ
	- **–** NRZI
- Programmable Baud Rate Generator, and 7/8 Clock Prescaler option.
- Auto Echo and Local Loopback modes.
- Supports hardware V.54/2047 generation and checking.
- IDL (2B + D) supported on three SCC channels. Supports both "8 bit" and "10 bit" IDL.

IDL Time Division Multiplexor

SCC0, SCC1, and SCC2 can be internally connected to the on-chip IDL Interface, a glueless industry standard interface to Layer One devices such as U-Chips or S/T chips. Thus connected, the three SCCs can efficiently support the ISDN B1, B2, and D channels, while the IDL Interface time-multiplexes and demultiplexes the outgoing and incoming serial data streams.

If software enables the IDL interface, then SCC0 is connected to IDL. Optionally, the software can also connect SCC1 and SCC2 to the IDL interface. SCC3 cannot be connected to the IDL interface. See the IDL chapter in the XA-SCC User Manual.

In Figure 7, SCC0 is connected to IDL because IDL has been enabled by software. Software, in this example has also connected SCC1 to IDL, and has bypassed IDL for SCC2. SCC3 cannot be connected to IDL. If there are pins not being used by any of the SCCs, software can assign alternate functions to those pins; see the pin steering logic in the "Pins" appendix of the XA-SCC User Manual. For complete documentation on the IDL interface, see the IDL chapter in the XA-SCC User Manual.

SCP Serial Interface Controller

The SCP Interface provides a full duplex, industry standard synchronous serial communication bus, similar to SPI and Microwire. SCP can be used to transfer control and status information to other chips, and for accessing serial flash devices. See the IDL interface chapter in the XA-SCC User Manual.

Figure 7. IDL Connection Options

Dual v.54 and 2047 Generators/Checkers

One of the two hardware generator/checkers which support the V.54/2047 line testing standards can be attached to each SCC. During V.54/2047 line testing sequences, the V.54/2047 units can be programmed to generate an interrupt when certain error criteria have been detected on the transmissions lines. The CPU can determine the quality of the transmission line by reading the V.54/2047 units' status registers.

Autobaud Detectors

Each SCC has it's own Autobaud detector, capable of baud rate detection up to 921.6Kbaud. The detectors can be programmed to automatically echo the industry standard autobaud sequences. They can be programmed to update the necessary control registers in the SCCs, and turn on the receiver; which in turn will automatically initiate DMA into memory of received data. Thus, once the baud rate is determined, reception begins without intervention from the processor. When the baud rate is detected, a maskable interrupt is sent to the processor. See the Autobaud chapter in the XA-SCC User Manual for details.

I/O PORT OUTPUT CONFIGURATION

Port input/output configurations are the same as standard XA ports: open drain, quasi-bidirectional, push-pull, and off (off means tri-state Hi-Z, and allows the pin to be used as an input. **WARNING:** At power on time, from the time that power coming up is valid, the P3.2_Timer0_ResetOut pin may be driven low for any period from zero nanoseconds up to 258 system clocks. This is true independently of whether ResetIn is active or not.

POWER REDUCTION MODES

The XA-SCC supports Idle and Power Down modes of power reduction. The idle mode leaves most peripherals running in order to allow them to activate the processor when an interrupt is generated.

The power down mode stops the oscillator in order to absolutely minimize power. The processor can be made to exit power down mode via a reset or one of the external interrupt inputs (INT0 or INT1). This will occur if the interrupt is enabled and its priority is higher than that defined by IM3 through IM0. In power down mode, the power supply voltage may be reduced to the RAM keep-alive voltage V_{RAM} . This retains the RAM, register, and SFR contents at the point where power down mode was entered. **WARNING:** V_{DD} must be raised to within the operating range before power down mode is exited.

INTERRUPTS

In the XA architecture, all exceptions, including Reset, are handled in the same general exception structure. The highest priority exception is of course Reset, and it is non-maskable. All exceptions are vectored through the Exception Vector Table in low memory. Coming out of Reset, these vectors must be stored in non-volatile memory based at location 000000. Later in the boot sequence, DRAM or SRAM can be mapped into this address space if desired. There is a feature in the XA-SCC Memory Controller called "Bank Swap" that supports replacing the ROM vector table and other low memory with RAM. See the XA-SCC User Manual for details.

The XA-SCC has a standard XA CPU Interrupt Controller, implemented with 15 Maskable Event Interrupts. Event Interrupts are defined as maskable interrupts usually generated by hardware events. However, in the XA-SCC, 4 of the 15 Event Interrupts are generated by software writing directly to the interrupt flag bit. These 4 interrupts are referred to as High Priority Software Interrupts.

See the IC25 XA Data Handbook for a full explanation of the exception structure, including event interrupts, of the XA CPU. Because the High Priority Software Interrupts are specific to the XA-SCC, they are explained in the XA-SCC User Manual.

Table 6. SCC0 Interrupts (Interrupt structure is the same except for bit locations for all 4 SCCs)

EXCEPTION/TRAPS PRECEDENCE

EVENT INTERRUPTS

SOFTWARE INTERRUPTS

ABSOLUTE MAXIMUM RATINGS

PRELIMINARY DC ELECTRICAL CHARACTERISTICS

 $V_{DD} = 5.0V \pm 10\%$ or 3.3V $\pm 10\%$ unless otherwise specified; Tamb = -40° C to $+85^{\circ}$ C for industrial, unless otherwise specified.

NOTES:

1. V_{DD} must be raised to within the operating range before power down mode is exited.

2. Ports in quasi-bidirectional mode with weak pullup .

3. Ports in PUSH-PULL mode, both pullup and pulldown assumed to be the same strength.

4. In all output modes.

5. Port pins source a transition current when used in quasi-bidirectional mode and externally driven from 1 to 0. This current is highest when V_{IN} is approximately 2V.

6. Measured with port in high impedance mode.

7. Measured with port in quasi-bidirectional mode.

8. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:
Maximum I_{OL} per port pin: 15mA (*NOTE: This is 85°C specification

 $\overline{15}$ mA (*NOTE: This is 85°C specification for V_{DD} = 5V.)
26mA

Maximum I_{OL} per 8-bit port: 26mA
Maximum total I_{OL} for all outputs: 71mA

Maximum total I_{OL} for all outputs:

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

PRELIMINARY AC ELECTRICAL CHARACTERISTICS (5.0V \pm **10%)¹**
V_{DD} = 5.0V \pm 10%, T_{amb} = –40°C to +85°C (industrial)

NOTE:

1. See notes after the 3.3V AC timing table.

AC ELECTRICAL CHARACTERISTICS (3.3V ± 10%)
V_{DD} = 3.3V ± 10%, T_{amb} = –40°C to +85°C (industrial)

NOTES:

1. On a 16 bit bus, if only one byte is being written, then only one of BLE_CASL or BHE_CASH will go active. On an 8 bit bus, BLE_CASL goes active for all (odd or even address) accesses. BHE_CASH will not go active during any accesses on an 8 bit bus.

2. The bus timing is designed to make meeting hold time very straightforward without glue logic. On all generic reads and fetches, in order to meet hold time, the slave device should hold data valid on the bus until the earliest of CS, BHE/BLE, OE, goes high (inactive), or until the address changes. On all FPM DRAM reads and fetches, hold data valid on the bus until the earliest of RAS, CAS, or OE goes high (inactive.) On all EDO DRAM reads and fetches, hold data valid on the bus until a new CAS is asserted, or until OE goes high (inactive.)

3. To avoid tri-state fights during read cycles and fetch cycles, do not drive data bus until OE goes active

- 4. To meet hold time, EDO DRAM drives data onto the bus until OE rises, or until a new falling edge of CAS.
- 5. **WARNING: ClkOut is specified at 40pF max**. More than 40pf on ClkOut may significantly degrade the ClkOut waveform. Load capacitance for all outputs (except ClkOut) = 80pF.
- 6. Not all combinations of bus timing configuration values result in valid bus cycles. Please refer to the XA-SCC User Manual for details.
- 7. When code is being fetched on the external bus, a burst mode fetch is used. This burst can be from 2 to 16 bytes long. On a 16 bit bus, A3–A1 are incremented for each new word of the burst. On an 8 bit bus, A3–A0 are incremented for each new byte of the burst code fetch.
- 8. t_{RP} is specified as the minimum high time (thus inactive) on each of the 5 individual CS_RAS[5:1] pins when such pin is programmed in the memory controller to service DRAM. The number of CCIks (system clocks) in t_{RP} is programmable, and is represented by n in the t_{RP} equation in the AC tables. Regardless of what value is programmed into the control register, n will never be less than 2 clocks. Thus at 30MHz system clock, the minimum value for RAS precharge is t_{RP} = ((2 * t_C) –16) = ((2 * 33.33) – 16) = 50.6ns. As the system clock frequency F_C, is slowed down, t_C (system clock period) of course becomes greater, and thus t_{RP} becomes greater.
- 9. The MIN value for this parameter is guaranteed by design and is not tested in production to the specified limit. In those cases where a maximum value is specified in the table for this parameter, it is tested.

Figure 9. Generic (SRAM, ROM, Flash, IO Devices, etc.) Read on 16 Bit Bus

Figure 10. Generic Memory (SRAM, ROM, Flash, etc.) Burst Code Fetch on 16 Bit Bus

Figure 11. Generic (SRAM, IO Devices, etc.) Write

Figure 12. DRAM Single Read Cycle

Figure 13. DRAM EDO Burst Code Fetch on 16 Bit Bus

Figure 14. DRAM FPM (Fast Page Mode) Burst Code Fetch

Figure 15. DRAM Write (on 16 Bit Bus, also 8 Bit Write on 8 Bit Bus)

Figure 16. Generic (SRAM, Flash, I/O Device, etc.) Read (16 Bit or 8 Bit) on 8 Bit Bus

Figure 17. Burst Code Fetch on 8 bit bus, Generic Memory

Figure 18. Generic 16 Bit Write on 8 Bit Bus

Figure 19. 16 Bit Read on 8 Bit Bus, DRAM (both FPM and EDO)

Figure 20. DRAM FPM (Fast Page Mode) Burst Code Fetch on 8 Bit Bus

Figure 22. DRAM 16 Bit Write on 8 Bit Bus (FPM or EDO DRAMs)

Figure 23. REFRESH

Figure 24. RAS Precharge Time

Figure 25. External Clock Input Drive

Figure 26. ClkOut Duty Cycle

Figure 27. External WAIT Pin Timing

LQFP100: plastic low profile quad flat package; 100 leads; body 14 x 14 x 1.4 mm SOT407-1 \overline{D} y \boxed{A} ÷ ᠗ 50 Z_{E} $\frac{1}{\sqrt{2}}$ E H_E (A_3) ⊕ w® $\frac{1}{\sqrt{\frac{1}{\sqrt{2}}}}$ Ŧ pin 1 index $\sqrt{\det(\mathbf{A})}$ 100 26 THE HEEFE ▐▌▌▐▏▌▌▋▐▏▊▐▏<u>2</u> $Z_D \rightarrow$ $= v \otimes A$ \vert e \vert †⊕∣w® b_p \boxed{B} D H_D $=$ \sqrt{w} B Ω 5 10 mm scale DIMENSIONS (mm are the original dimensions) A $D^{(1)}$ ${\rm H}_{\rm E}$ **UNIT** A_1 $E^{(1)}$ H_{D} $Z_D^{(1)}$ $Z_{E}^{(1)}$ A_2 A_3 \mathbf{c} L $L_{\rm p}$ \mathbf{v} $\boldsymbol{\theta}$ b_p e W у max. $\overline{7^0}$ 0.75 0.20 1.5 0.28 0.18 14.1 14.1 16.25 16.25 1.15 1.15 mm 1.6 1.0 0.2 0.12 0.1 0.25 0.5 0.05 1.3 0.16 0.12 13.9 13.9 15.75 15.75 0.45 0.85 0.85 $0^{\rm o}$ Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. **REFERENCES OUTLINE EUROPEAN ISSUE DATE VERSION PROJECTION IEC JEDEC EIAJ** $-95 - 12 - 19$ SOT407-1 ⊕ Ð 97-08-04

Data sheet status

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381

 Copyright Philips Electronics North America Corporation 1999 All rights reserved. Printed in U.S.A.

Date of release: 02-99

Document order number: 9397 750 05291

Let's make things better.

PHILIPS